

An Architecture for the X-Part of a Large FX Correlator using Two-Accumulator CMACs Stepan Lapshev

Original Architecture



- Requires a corner-turner
- The memory is loaded with samples for all 2N signals for a portion of frequency channels
- Input signals are split into w sets of n signals
- Every set is correlated with all sets
- One integration produced by the CMAC array is called a sub-integration

Original Architecture Inefficiencies

- Every sample is read w times from the memory because it is used in w subintegrations
- CMAC rate is half the memory rate. CMACs are capable of much higher rates.
- Maximum memory rate (usually) limits the overall processing bandwidth









w = 6



w = 5



The number of pairs each signal is used in varies from w/2 to w - 1.



w = 6



Per 2*N* samples:

• When *w* is even, total read/write sample rate is

$$nw^2\left(\frac{3}{4} + \frac{1}{2w}\right)$$

- When w is odd, the rate is $nw^2\left(\frac{3}{4} + \frac{1}{2w} + \frac{3}{4w^2}\right)$
- The rate for the original architecture is $nw^2\left(1+\frac{1}{w}\right)$
- Ratios of memory rates to the original rate are

$$R_{\rm even} = \frac{3/4 + 1/(2w)}{1 + 1/w}$$

$$R_{\rm odd} = \frac{3/4 + 1/(2w) + 3/(4w^2)}{1 + 1/w}$$

w = 5

Equal Processing Bandwidth Example 2N = 240

Original Architecture

- n = 48
- *w* = 5

Per 2*N* samples:

- 30 memory cycles
- 1440 samples accessed
 Hardware:
- 2304 CMUL+CADD
- 4608 accumulators

Improved Architecture

- *n* = 40
- *w* = 6

Per 2*N* samples:

- 30 memory cycles
- 1200 samples accessed

Hardware:

- 1600 CMUL+CADD
- 6400 accumulators

-704 CMAC processing circuits and +1792 accumulators