


Bridging the gap between Matlab and FPGA code




Norbert Abel, David Wilson
Dept of Engineering, Computing & Mathematical Sciences
AUT University

Matlab


```
for i=1:4  
    omega = (wv-wc)*t + wv*delayP(i) + rPhase;  
    signal_t = exp(1j*(omega));  
    s(i,1) = sum(signal_t);  
end
```

- Functional Verification
- Mathematical Precision
- Resource Consumption
- Performance



FPGA code

- Functional Verification
- Mathematical Precision
- Resource Consumption
- Performance









```

for i=1:4
    omega = (wv-wc)*t + wv*delayP(i) + rPhase;
    signal_t = exp(1j*(omega));
    s(i,1) = sum(signal_t);
end


```







- ✓ Functional Verification
- ✓ Mathematical Precision
- Resource Consumption
- Performance



HDL Workflow Advisor - sky_multiSine/Sine Sum

File Edit Run Help

Find:

Code Generation Report

Find: Match Case

Contents

- Summary
- Clock Summary
- Code Interface Report
- Timing And Area Report
 - High-level Resource Report
 - Critical Path Estimation**

Referenced Models

Critical Path Report for sky_multiSine/Sine Sum

Summary Section


Critical Path Delay : 9.906 ns
 Critical Path Begin : [HwModeRegister](#)
 Critical Path End : [PipelineRegister](#)
 Highlight Critical Path: [hdl_prj/hdlsrc/sky_multiSine/criticalPathEstimated.m](#)
 Highlight Uncharacterized blocks: [hdl_prj/hdlsrc/sky_multiSine/highlightCriticalPathEstimationOffendingBlocks.m](#)

Critical Path Details



Id	Propagation (ns)	Delay (ns)	Block Path
1	0.2980	0.2980	HwModeRegister
2	9.9060	9.6080	Product
3	9.9060	0.0000	PipelineRegister

OK Help

Matlab



- ✓ Functional Verification
- ✓ Mathematical Precision
- ✓ Resource Consumption
- ✓ Performance



Code Generation Report

Find: Match Case

Contents

- Summary
- Clock Summary
- Code Interface Report
- Timing And Area Report
 - High-level Resource Report
 - Critical Path Estimation**

Referenced Models

Critical Path Report for sky_multiSine/Sine Sum

Summary Section


Critical Path Delay : 9.906 ns
 Critical Path Begin : [HwModeRegister](#)
 Critical Path End : [PipelineRegister](#)
 Highlight Critical Path: [hdl_prj/hdlsrc/sky_multiSine/criticalPathEstimated.m](#)
 Highlight Uncharacterized blocks: [hdl_prj/hdlsrc/sky_multiSine/highlightCriticalPathEstimationOffendingBlocks.m](#)

Critical Path Details

Id	Propagation (ns)	Delay (ns)	Block Path
1	0.2980	0.2980	HwModeRegister
2	9.9060	9.6080	Product
3	9.9060	0.0000	PipelineRegister



OK Help

- ✓ Functional Verification
- ✓ Mathematical Precision
- ✓ Resource Consumption
- ✓ Performance





The screenshot displays the Vivado IDE interface. The top window shows a timing diagram with signal waveforms. Below it, the 'Timing Summary - impl_1 (saved)' window is open, showing a table of Intra-Clock Paths.

Name	Slack	Levels	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock
Path 1	-0.064	15	3	Product1_mul...ATA_INST/CLK	PipelineRegis...eg_reg_r_0/D	4.969	4.064	0.905	5.0	clk	clk
Path 2	-0.051	16	3	Product1_mul...ATA_INST/CLK	PipelineRegis...eg_reg_r_0/D	4.956	4.054	0.902	5.0	clk	clk
Path 3	-0.032	16	3	Product1_mul...ATA_INST/CLK	PipelineRegis...eg_reg_r_0/D	4.980	4.024	0.956	5.0	clk	clk
Path 4	-0.028	15	3	Product1_mul...ATA_INST/CLK	PipelineRegis...eg_reg_r_0/D	4.933	3.865	1.068	5.0	clk	clk
Path 5	-0.024	15	3	Product1_mul...ATA_INST/CLK	PipelineRegis...eg_reg_r_0/D	4.929	3.899	1.030	5.0	clk	clk
Path 6	-0.017	16	3	Product1_mul...ATA_INST/CLK	PipelineRegis...eg_reg_r_0/D	4.925	4.041	0.884	5.0	clk	clk



- ✓ Functional Verification
- ✓ Mathematical Precision
- ✓ Resource Consumption
- ✓ Performance



Summary / Comparison

	HDL Coder	SysGen
Starting Point	Simulink Subset	Simulink Subset
Frontend	Very Good	Very Good
Floating Point Support	NO	YES
Generated VHDL	Tidy	Almost Unreadable (but option "IP Catalog" allows to hide that)
Skygen Example DSP usage	32 (of 1824)	Float: 16 FP: 28
Skygen Example CLB LUTs usage	4292 (of 216,960)	Float: 6231 FP: 4514
Skygen Example Max Freq	~ 200 MHz	Float: ~ 280 MHz FP: ~ 280 MHz